# -**PCI-8554** 10-CH General Purpose Timers/Counters & 8-CH DIO Card

Operating Systems

Recommended Software

VB/VC++/BCB/Delphi
 DAQBench

DAQBOY for Windows

PCIS-DASK for Windows

PCIS-DASK/X for Linux

Driver Support

Linux

• DOS

Windows 98/NT/2000/XP/2003

DAQ-LVIEW PnP for LabVIEW

# Features

- Supports a 32-bit 5 V PCI bus
- On-board four 82C54 programmable timer/counter chips
- 10-CH independent 16-bit down counters
- 1-CH 32-bit cascaded timer
- On-board 8 MHz clock source
- Four programmable clock sources for each timer/counter
- Programmable de-bounce filters for external clock & external interrupt inputs
- Programmable interrupt sources
   8-CH TTL digital inputs & 8-CH TTL digital
- outputs +12 V and +5 V power available on the
- connector
- On-board resettable fuses for power output protection

# Introduction

ADLINK PCI-8554 is a 10-CH 16-bit timer/counter and digital I/O cards. It provides ten independent timer/counters and one cascaded 32-bit timer. The clock source for each timer/counter can be software selected from the cascaded 32-bit timer, external clock source, timer/counter output of the last channel, and the on-board 8MHz clock. The flexible architecture makes it easy to re-configure the hardware; for example, up to ten timer/counters can be cascaded to form a 160-bit timer/counter. The hardware can also generate interrupts from either the external interrupt sources or the output of the cascaded 32-bit timer.

The programmable de-bounce filters provide eleven channels of glitch-filtered external clock inputs for timer/counters and the external interrupt input. This feature further improves the reliability for counting applications.

The PCI-8554 also provides 8-CH TTL digital inputs and 8-CH TTL digital outputs. ADLINK PCI-8554 delivers cost-effective and reliable solutions for event counting, frequency measurement, baud-rate generation, watchdog timer, and other industrial applications.

# Specifications

- General-Purpose Timer/Counters
- Number of channels: 10
- Counter width: 16 bits
- Compatibility: 5 V/TTL
- Base clock available: 8 MHz or external clock up to 10 MHz
- Programmable clock sources
- cascaded 32-bit timer output
- external clock
- timer/counter output of the last channel
  on-board 8MHz clock

#### Cascaded Timer

- Number of channels: 1
- Counter width: 32 bits
- Compatibility: 5 V/TTL
- Base clock available: 8 MHz, fixed

# Programmable De-bounce Filters for External Clocks

- Number of channels: 11
- Filtered inputs: external clock, external interrupt
  Glitch rejection pulse width: 4 periods of the de-
- bounce clock
- De-bounce clock: up to 2 MHz, programmable

# Interrupt

- Number of interrupt sources: 2
- Sources: external interrupt input and output of counter #12

#### Digital I/O

- Number of channels: 8 inputs and 8 outputs
- Compatibility: 5 V/TTL
- Data transfers: programmed I/O

#### **General Specifications**

- I/O connector: 100-pin SCSI-II female
- Operating temperature: 0 to 60 °C
- Storage temperature: -20 to 80 °C
- Relative humidity: 5 to 95 %, noncondensingPower requirements

Device			+5 V			
PCI-8554				350 mA typical		
	,					

 Dimensions (not including connectors) 134 mm x 107 mm

# **Termination Boards**

## DIN-100S

Termination Board with a 100-pin SCSI-II Connector and DIN-Rail Mounting (Including One 1-meter ACL-102100 Cable)

#### DIN-502S

Two Pieces of DIN-50S Termination Board (Including One 1-meter ACL-10252 Cable)

## Ordering Information

 PCI-8554
 10-CH General Purpose Timer/Counter & 8-CH DIO Card

_	a national and a set		REPUBLICA REVIAL
1	O Sindersbeterbeiten	C minute St C minute	ATTAINANT CANADA
- 1			
	a human and a set		
		Continued Internet	Canana Canana
13	ate and and	AUTO PER	HERE AND A REAL
100	10110100	87 582 67 Set 1	
1.0	This is a state of the second	Shermer States in	The second second in the second secon
141		AB	AND THE REPORT OF
	and the second second second second	肝1 (F3)	
	Contraction of the second seco	COLUMN COURSE	C COMPANY C COMPANY
- 11		212 1000	
1.1	State of the state of the	and a state	
			1 · · · · ·
	The set of the second second	States and a second	
		South Property and	
		and the second	1 an a a
	and the second second second		
	Section 1 Commercy 8	mininereste	
		Comment of the	ADL.
			Technic
	ERIT AND AND A CONTRACT	0 10 0	
- 18 8			1
12			
-		( August	STATISTICS AND THE OWNER
22		THE DESIGN AND A DESIGN AND	MARKED STOLL
100	MAGE 1		
			and the second se
- 2			
1			
- 4			

-

# Pin Assignment

-PIII AS	S	<u>yn</u>	ment —
+12Vout	1	51	GND
+12Vout	2	52	GOUT2
+12Vout	3	53	GIN2
+5Vout	4	54	GND
+5Vout	5	55	GOUT1
+5Vout	6	56	GIN1
N/C		57	EINT
	7	58	-
DI_6 DI_4	8		DI_7 DI_5
_	9	59	DI_3
DI_2	10	60	-
DI_0	11	61	DI_1
DO_6	12	62	DO_7
DO_4	13	63	DO_5
DO_2	14	64	DO_3
DO_0	15	65	DO_1
N/C	16	66	ECLK12
GND	17	67	COUT12
GND	18	68	ECLK11
GND	19	69	COUT11
GND	20	70	GND
GND	21	71	COUT10
GND	22	72	GATE10
GND	23	73	ECLK10
GND	24	74	COUT9
GND	25	75	GATE9
GND	26	76	ECLK9
GND	27	77	COUT8
GND	28	78	GATE8
GND	29	79	ECLK8
GND	30	80	COUT7
GND	31	81	GATE7
GND	32	82	ECLK7
GND	33	83	COUT6
GND	34	84	GATE6
GND	35	85	ECLK6
GND	36	86	COUT5
GND	37	87	GATE5
GND	38	88	ECLK5
GND	39	89	COUT4
GND	40	90	GATE4
GND GND	41	91	ECLK4
GND	42	92	COUT3 GATE3
GND	43 44	93 94	ECLK3
GND	44 45		COUT2
GND	45 46	95 96	GATE2
	40 47	90	
GND GND	47 48	97 98	ECLK2 COUT1
GND	40 49	90 99	GATE1
GND	49 50	100	
	00	100	

PCI DI Cards
PC/ 104-Plu

iring erminatio