





* Specifications, color and design of the products are subject to change without notice.

Features

Maximum conversion speed is 10MSPS (100nsec), with simultaneous sampling of 4channels at a time

The maximum conversion speed is 10MSPS (100nsec) and 4channels can be sampled simultaneously. The range for each channel can be set independently by software to match the level of the input signal source. (Input range : $\pm 10V$, $\pm 5V$, $\pm 2.5V$, $\pm 1.25V$ or 0 - $\pm 10V$, 0 - $\pm 5V$, 0 - $\pm 2.5V$)Also features digital inputs and outputs (four LVTTL level input and output ports respectively). (requires the optional DT-E3 cable)

Sampling can be controlled by software, conversion data comparison, external trigger, event controller output, and similar start and stop conditions

Sampling can be setup to be started and stopped by software, conversion data comparison, external trigger, or event controller output.

Control of sampling start and stop is completely independent and a separate setting is provided for each. It is also possible to specify that sampling stop after a specified number of samples.

The conversion data comparison function can perform level, in-range, and out-of-range comparisons on the conversion data.

Incorporates a synchronization control connector for synchronized operation

A synchronization control connector is provided for synchronized control of up to 16 boards. This means the number of channels can be increased simply by adding boards. It is also easy to synchronize operation with other CONTEC boards that have a synchronization control connector. This product is a PCI bus-compliant interface board that expands the input function of a PC for analog signals. Maximum conversion speed is 10MSPS (100nsec), with simultaneous sampling of four channels at a same time. The large (32M data) buffer memory and bus master transfer function allow continuous data acquisition to be performed at high speed for a long period.

Sampling can be started and stopped by software, conversion data comparison (level comparison, in-range comparison, out-of-range comparison), external trigger, or event controller output.

This product uses a BNC connector that can connect directly to the signal source.

Also features four digital input and output ports respectively (requires the optional DT-E3 cable).

You can use the driver library (API-PAC(W32)) supplied with the board to write Windows application programs in any programming language (such as Visual Basic, Visual C++, etc.) that supports the calling of Win32 API functions.

Large (32M data) buffer memory and bus master transfer function allow continuous data acquisition at high speed for a long period.

The large (32M data) buffer memory and bus master transfer function allow continuous data acquisition to be performed at high speed for a long period. The bus master transfer function allows large volumes of data to be transferred between the board and PC without loading the CPU.

BNC connector used for analog input pin

The BNC connector used for the analog input has a characteristic impedance of 50Ω and is of a type commonly used for high speed analog signal. This makes it easy to connect to other devices with a BNC connector.

Termination resistor selection function

A 50 Ω termination resistor can be set to minimize the distortion caused by the reflection of high-speed input signals. The input range cannot be set to ±10V or 0 to +10V when the termination resistor is used.

Digital filter function included to prevent misdetection due to chattering on external input signals

A digital filter is included to prevent misdetection due to chattering on the digital input signals.

Software-based calibration function

Calibration of analog input can be all performed by software. Apart from the adjustment information prepared before shipment, additional adjustment information can be stored according to the use environment.

Windows compatible driver libraries are attached.

Using the attached driver library API-PAC(W32) makes it possible to create applications of Window. In addition, a diagnostic program by which the operations of hardware can be checked is provided.

Specification

Analog input Isolated specification Unisolated Type Single-Ended Input Number of input 4channels Input range (when 50Ω termination setting disabled) Bipolar ±10V, ±5V, ±2.5V, ±1.25V or Unipolar 0 +10V, 0 - ±5V, 0 + 2.5V Absolute max. input (when 50Ω termination setting disabled) With 50Ω termination setting disabled) Bipolar ±5V, ±2.5V, ±1.25V Absolute max. input (when 50Ω termination setting disabled) Voltage *1 When the power is OFF ±13V (Max.) When the power is OFF ±13V (Max.) (When 50Ω termination setting enabled) Resolution 12bit Conversion accuracy Within ±4LSB (input range : ±10V) *2*4 Within ±6LSB (input range : 0 + ±5V, ±1.25V) Non-Linearity error Within ±3LSB *2*3*4 Conversion speed 100nsec (Max.) Passband (-3dB) Passband (-3dB) 10MHz Buffer memory 32M data Conversion start trigger Software, conversion data compare, external trigger, and event controller output. Conversion start trigger Software) External start signal LVT	An	Item Specification			
Isolated specification Unisolated Type Single-Ended Input Number of input channels 4channels Input range (when 50Ω termination setting disabled) Bipolar ±10V, ±5V, ±2.5V, ±1.25V or Unipolar 0 - ±10V, 0 - ±2.5V Absolute max. input (when 50Ω termination setting disabled) When the power is ON ±13V (Max.) Voltage *1 When the power is ON ±13V (Max.) When the power is ON ±13V (Max.) When the power is ON ±13V (Max.) Input impedance 1M62 or more 50Ω±1%(kmen 50Ω termination setting enabled) When the power is OF ±2V (Max.) Input impedance 1M62 or more Conversion accuracy Within ±4LSB (input range : 0 - ±5V, ±2.5V) Within ±10LSB (input range : 0 - ±5V, ±2.5V) Within ±3LSB Conversion speed 100Mez Conversion speed 100Mez Conversion start trigger Software, conversion data compare, external trigger, and event controller output. Conversion start trigger Software) External start signal LVTTL level (Rising or falling edge can be selected by software) External start signal LVTTL level (Rising or falling edge can be selected by software) External start signal		alog ipput			
Type Single-Ended Input Number of input channels 4channels Input range (when 502 termination setting disabled) Bipolar 10V, ±5V, ±2.5V, ±1.25V or Unipolar 0 - ±10V, 0 - ±5V, 0 - ±2.5V Absolute max. input voltage *1 (when 502 termination setting disabled) When the power is ON ±13V (Max.) When the power is ON ±13V (Max.) When the power is ON ±13V (Max.) When the power is ON ±17V (Max.) When the power is ON ±17V (Max.) When the power is ON ±17V (Max.) Input impedance 1M20 or more 02 termination setting enabled) Resolution 12bit Conversion accuracy Within ±4LSB (input range : 0 - ±10V, ±5V) Yithin ±4LSB (input range : 0 - ±10V, ±5V) Within ±4LSB (input range : 0 - ±10V, ±5V) Non-Linearity error Within ±3LSB Conversion speed 100nsec (Max.) Passband (-3dB) 10MHz Buffer memory 32M data Conversion speed 10Mixer, event controller output, and software, external trigger, and event controller output. Conversion stop trigger Software) External start signal LVTTL level (Rising or falling edge can be selected by software) External s			Unisolated		
Number of input channels 4channels Input range (when 50Ω termination setting disabled) Bipolar -10V, ±5V, ±2.5V, ±1.25V or Unipolar 0 - +1V, 0 - +2.5V Absolute max. input voltage *1 (when 50Ω termination setting disabled) Bipolar 0 - +5V, 0 - +2.5V Absolute max. input voltage *1 (when 50Ω termination setting disabled) When the power is OFF ±13V (Max.) (when 50Ω termination setting enabled) Input impedance 11MΩ or more S0.2±1% (when 50Ω termination setting enabled) Resolution 12bit Conversion accuracy *2*4 Within ±4LSB (input range : 0 +10V, ±5V) Within ±4LSB (input range : 0 + +5V, ±2.5V) Non-Linearity error *2*3*4 Within ±3LSB Conversion speed 100nsec (Max.) Passband (-3dB) 10MHz Buffer memory *2*3*4 Software, conversion data compare, external trigger, and event controller output. Conversion start trigger Software, event controller output, and software. External start signal LVTTL level (Rising or falling edge can be selected by software) External stop signal LVTTL level (Rising or falling edge can be selected by software) External stop signal LVTTL level (Rising or falling edge can be selected by software) External stop signal LVTTL level (Rising or falling edge can be selected by software		· · · ·			
channels (when 50Ω termination setting disabled) Bipolar ±10V, ±5V, ±2.5V, ±1.25V or Unipolar 0 - ±10V, 0 - ±2.5V Absolute max. input voltage *1 (when 50Ω termination setting enabled) Bipolar ±5V, ±2.5V, 11.25V or Unipolar 0 - ±5V, 0 - ±2.5V Absolute max. input voltage *1 (when 50Ω termination setting disabled) When the power is ON ±13V (Max.) (when 50Ω termination setting enabled) When the power is OF ±13V (Max.) Input impedance 1MΩ or more 50Ω±1%(when 50Ω termination setting enabled) Resolution 12bit Conversion accuracy *2*4 Within ±4LSB (input range : 0 - ±10V, ±5V) Within ±6LSB (input range : 0 - ±10V, ±5V) Non-Linearity error *2*3*4 Within ±10.SB (input range : 0 - ±2.5V, ±1.25V) Non-Linearity error *2*3*4 Yithin ±10.SB (input range : 0 - ±2.5V, ±1.25V) Non-Linearity error *2*3*4 Software, conversion data compare, external trigger, and event controller output. Conversion stop trigger Settings include data save complete, conversion data compare, external trigger, event controller output, and software. External start signal LVTTL level (Rising or falling edge can be selected by software) External stop signal LVTTL level (Rising or falling edge can be selected by software) External stop signal LVTTL level (Rising or falling edge can be selected by software) External stop signal Unisolated outp					
Bipolar ±10V, ±5V, ±2.5V, ±1.25V or Unipolar 0, ±10V, 0, ±5V, 0, ±2.5V (when 50Ω termination setting enabled) Bipolar ±5V, ±2.5V, ±1.25V Absolute max. input voltage *1 (when 50Ω termination setting disabled) When the power is ON ±13V (Max.) (when 50Ω termination setting enabled) When the power is OF ±13V (Max.) (when 50Ω termination setting enabled) Input impedance 1MC or more 50Ω±1%(when 50Ω termination setting enabled) Resolution 12bit Conversion accuracy *2*4 Within ±4LSB (input range : 0 +10V, ±5V) Within ±6LSB (input range : 0 +10V, ±5V) Non-Linearity error *2*3*4 100nsec (Max.) Danser (Max.) Within ±3LSB Conversion speed 100nsec (Max.) Passband (:3dB) 10MHz Buffer memory 32M data Conversion start trigger Software, conversion data compare, external trigger, and event controller output. Conversion start trigger Software, on targer (and event controller output. Conversion start trigger Software, on targer (and event controller output. External start signal LVTTL level (Rising or falling edge can be selected by software) External clock signal LVTTL level (Rising or falling edge can be selected by software) External status output signal LVTTL level (Rising or falling edge can be selected by software)		channels			
or Unipolar 0 - +10V, 0 - +5V, 0 - +2.5V (when 50Ω termination setting enabled) Bipolar =5V, ±2.5V, ±1.25V or Unipolar 0 - +5V, 0 - +2.5V Absolute max. input voltage *1 (when 50Ω termination setting enabled) When the power is OF ±13V (Max.) (when 50Ω termination setting enabled) Input impedance 1MΩ or more 50Ω±1%(when 50Ω termination setting enabled) Resolution 12bit Conversion accuracy Within ±4LSB (input range : 0 - +10V, ±5V) Within ±6LSB (input range : 0 - +5V, ±2.5V) Non-Linearity error *2*3*4 Within ±3LSB (input range : 0 - +5V, ±2.5V) Non-Linearity error *2*3*4 Within ±3LSB 100MHz Buffer memory 32M data Conversion speed 100msec (Max.) Passband (-3dB) 10MHz Buffer memory 32M data Conversion stop trigger Software, conversion data compare, external trigger, event controller output, and software. External start signal LVTTL level (Rising or falling edge can be selected by software) External status output signal LVTTL level (Rising or falling edge can be selected by software) External status output signal LVTTL level (Rising or falling edge can be selected by software) External status output signal LVTTL level (Rising or falling edge can be selected by software) External		Input range			
when 50:0 termination setting enabled) Bipolar ±5V, ±2.5V, ±1.25V or Unipolar 0 - 45V, 0 - 42.5V Absolute max. input voltage *1 (when 50:0 termination setting disabled) When the power is OFF ±13V (Max.) (when 50:0 termination setting enabled) When the power is OFF ±17V (Max.) When the power is OFF ±17V (Max.) Input impedance 1M0:0 or more 50:0±1% (when 50:0 termination setting enabled) Resolution 12bit Conversion accuracy *2*4 Within ±4LSB (input range : 0 + 45V, ±2.5V) Within ±6LSB (input range : 0 + 45V, ±2.5V) Non-Linearity error *2*3*4 Within ±3LSB Conversion speed 100nsec (Max.) Passband (-3dB) 10MHz Buffer memory 32M data Conversion start trigger Settings include data save complete, conversion data compare, external trigger, event controller output, and software. External stop signal LVTTL level (Rising or falling edge can be selected by software) External stop signal LVTTL level (Rising or falling edge can be selected by software) Digital I/O Number of input channels Unisolated input 4channels (LVTTL level positive logic) Number of output channels Unisolated input 4channels (LVTTL level positive logic) Number of input channels 1channel Transfer data length 8 PCI data length (Max.)					
Bipolar ±5V, ±2.5V, ±1.25V Absolute max. input voltage *1 (when 500 termination setting disabled) When the power is OFF ±13V (Max.) (when 50Ω termination setting disabled) When the power is OFF ±13V (Max.) (when 50Ω termination setting disabled) When the power is OFF ±17V (Max.) When the power is OFF ±17V (Max.) Input impedance 1MΩ or more 50Ω±1% (when 50Ω termination setting enabled) Resolution 12bit Conversion accuracy Within ±4LSB (input range : 0 + 10V, ±5V) Within ±4LSB (input range : 0 + 42.5V, ±1.25V) Non-Linearity error *2'3'4 Within ±3LSB Conversion speed 100nsec (Max.) Passband (-3dB) 10MHiz Buffer memory 32M data Conversion start trigger Software, conversion data compare, external trigger, and event controller output, and software. External start signal LVTTL level (Rising or falling edge can be selected by software) External start signal LVTTL level (Rising or falling edge can be selected by software) External status output signal LVTTL level (Rising or falling edge can be selected by software) Digital I/O Number of input channels Unisolated input 4channels (LVTTL level positive logic)			• • • • •		
Absolute max. input voltage *1 (when 50Ω termination setting disabled) When the power is OFF ±13V (Max.) (when 50Ω termination setting enabled) When the power is OFF ±13V (Max.) Input impedance 1MΩ or more 50Ω±1%(when 50Ω termination setting enabled) Resolution 12bit Conversion accuracy *2*4 Within ±4LSB (input range : 0 +10V, ±5V) Within ±6LSB (input range : 0 + +5V, ±2, 5V) Non-Linearity error *2*3*4 Within ±3LSB Conversion speed 100nsec (Max.) Passband (-3dB) 10MHz Buffer memory 32M data Conversion start trigger Software, conversion data compare, external trigger, and event controller output. Conversion stop trigger Software, onversion data compare, external trigger, and event controller output. Conversion stop trigger Software, onversion falling edge can be selected by software) External start signal LVTTL level (Rising or falling edge can be selected by software) External clock signal LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) External status output Sampling clock output <t< td=""><td></td><td></td><td></td></t<>					
voltage *1 When the power is ON ±13V (Max.) When the power is ON ±13V (Max.) (When SO termination setting enabled) Input impedance 1M0 or more 500±1%(when 500 termination setting enabled) Resolution Resolution 12bit Conversion accuracy Within ±4LSB (input range : ±10V) *2*4 Within ±4LSB (input range : 0 - ±5V, ±2.5V) Non-Linearity error Yithin ±10LSB (input range : 0 - ±5V, ±1.25V) Non-Linearity error 23M data Conversion start trigger Software, conversion data compare, external trigger, and event controller output. Conversion start trigger Software, conversion data save complete, conversion data compare, external trigger, and event controller output. Conversion start trigger Software) External start signal LVTTL level (Rising or falling edge can be selected by software) External clock signal LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) Digital I/O Number of nuput Unisolated input 4channels (LVTTL level positive logic) Number of input Unisolated output 4channels (LVTTL level positive logic) Number of input Unisolated output 4chan			or Unipolar 0 - +5V, 0 - +2.5V		
When the power is OFF ±13V (Max.) (when 50Ω termination setting enabled) When the power is OFF ±7V (Max.) Input impedance 1MΩ or more 50Ω±1%(when 50Ω termination setting enabled) Resolution 12bit Conversion accuracy Within ±4LSB (input range ±10V) Within ±6LSB (input range : 0 - ±7V, ±5V) Within ±6LSB (input range : 0 - ±7V, ±2.5V) Non-Linearity error *2*3*4 Within ±3LSB Conversion speed 100nsec (Max.) Passband (-3dB) 10MHz Buffer memory 32M data Conversion stop trigger Software, conversion data compare, external trigger, and event controller output. Conversion stop trigger Software, conversion data save complete, conversion data compare, external trigger, event controller output, and software. External start signal LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) Digital I/O Number of input channels Number of output channels Unisolated output 4channels (LVTTL level positive logic) Number of output channels 1channel Transfer bus width 32bit					
(when 50Ω termination setting enabled) When the power is ON ±7V (Max.) Input impedance 1MΩ or more S0Ω±1%(when 50Ω termination setting enabled) Resolution 12bit Conversion accuracy Within ±4LSB (input range : ±10V) *2*4 Within ±6LSB (input range : 0 - ±10V, ±5V) Non-Linearity error Within ±10LSB (input range : 0 - ±5V, ±2.5V) Non-Linearity error Within ±10LSB (input range : 0 - ±2.5V, ±1.25V) Non-Linearity error 32M data Conversion speed 100msec (Max.) Passband (-3dB) 10MHz Buffer memory 32M data Conversion start trigger Software, conversion data compare, external trigger, and event controller output. Conversion stop trigger Settings include data save complete, conversion data compare, external trigger, event controller output, and software. External stop signal LVTTL level (Rising or falling edge can be selected by software) External stop signal LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) <td></td> <td>voltage *1</td> <td></td>		voltage *1			
When the power is OF ±7V (Max.) When the power is OFF ±7V (Max.) Input impedance 1Mc2 or more 50Ω±1%(when 50Ω termination setting enabled) Resolution 12bit Conversion accuracy Within ±4LSB (input range : ±10V) "2"4 Within ±6LSB (input range : 0 - ±5V, ±2.5V) Non-Linearity error "2"3"4 Conversion speed 100nsec (Max.) Passband (-3dB) 10MHz Buffer memory 32M data Conversion start trigger Software, conversion data compare, external trigger, and event controller output. Conversion stop trigger Settings include data save complete, conversion data compare, external trigger, event controller output, and software. External start signal LVTTL level (Rising or falling edge can be selected by software) External stop signal LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) External status outp					
Input impedance 1MΩ or more 500±1%(when 50Ω termination setting enabled) Resolution 12bit Conversion accuracy Within ±4LSB (input range : 0 - ±10V, ±5V) *2*4 Within ±6LSB (input range : 0 - ±5V, ±2.5V) Non-Linearity error *2*3* Conversion speed 100nsec (Max.) Passband (-3dB) 10MHz Buffer memory 32M data Conversion start trigger Software, conversion data compare, external trigger, and event controller output. Conversion stop trigger Software, conversion data compare, external trigger, and event controller output. Conversion stop trigger Software, conversion data compare, external trigger, and event controller output. Conversion stop trigger Software, conversion data compare, external trigger, external trigger, event controller output, and software. External start signal LVTTL level (Rising or falling edge can be selected by software) External state signal LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) External status output Unisolated input 4channels			When the power is ON ±7V (Max.)		
S0Ω±1%(when 50Ω termination setting enabled) Resolution 12bit Conversion accuracy Within ±4LSB (input range : 0 - +10V, ±5V) Within ±6LSB (input range : 0 - +5V, ±2.5V) Within ±10LSB (input range : 0 - +2.5V, ±1.25V) Non-Linearity error *2*3*4 Conversion speed 100nsec (Max.) Passband (-3dB) 10MHz Buffer memory 32M data Conversion start trigger Software, conversion data compare, external trigger, and event controller output. Conversion stop trigger Settings include data save complete, conversion data compare, external trigger, event controller output, and software. External start signal LVTTL level (Rising or falling edge can be selected by software) External clock signal LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level Signal					
Resolution 12bit Conversion accuracy Within ±4LSB (input range : ±10V) *2*4 Within ±6LSB (input range : 0 - +5V, ±2.5V) Non-Linearity error *2*3*4 Conversion speed 100nsec (Max.) Passband (-3dB) 10MHz Buffer memory 32M data Conversion start trigger Software, conversion data compare, external trigger, and event controller output. Conversion start trigger Software, cenversion data compare, external trigger, and event controller output. Conversion stop trigger Settings include data save complete, conversion data compare, external trigger, event controller output, and software. External start signal LVTTL level (Rising or falling edge can be selected by software) External stop signal LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) External stop signal LVTTL level (Rising or falling		Input impedance			
Conversion accuracy Within ±4LSB (input range : 0 - ±10V) *2*4 Within ±6LSB (input range : 0 - ±10V) *2*4 Within ±6LSB (input range : 0 - ±5V, ±2.5V) Non-Linearity error *2*3*4 Conversion speed 100nsec (Max.) Passband (*3dB) 10MHz Buffer memory 32M data Conversion start trigger Software, conversion data compare, external trigger, and event controller output. Conversion start trigger Settings include data save complete, conversion data compare, external trigger, external trigger, event controller output, and software. External start signal LVTTL level (Rising or falling edge can be selected by software) External stop signal LVTTL level (Rising or falling edge can be selected by software) External clock signal LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) External status output		Resolution			
*2*4 Within ±6LSB (input range : 0 - +10V, ±5V) Within ±10LSB (input range : 0 - +5V, ±2.5V) Non-Linearity error *2*3*4 Conversion speed 100nsec (Max.) Passband (-3dB) 10MHz Buffer memory 32M data Conversion start trigger Software, conversion data compare, external trigger, and event controller output. Conversion stop trigger Software) External start signal LVTTL level (Rising or falling edge can be selected by software) External start signal LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Ris					
Within ±10LSB (input range : 0 - +2.5V, ±1.25V) Non-Linearity error *2*3*4 Conversion speed 100nsec (Max.) Passband (-3dB) 10MHz Buffer memory 32M data Conversion start trigger Software, conversion data compare, external trigger, and event controller output. Conversion stop trigger Software, conversion data compare, external trigger, and event controller output. Conversion stop trigger Software, orgen, event controller output, and software. External start signal LVTTL level (Rising or falling edge can be selected by software) External clock signal LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) Digital I/O Number of input Number of output Unisolated output 4channels (LVTTL level positive logic) Number of output Unisolated output 4channels (LVTTL level positive logic) Bus master section DMA channels DMA channels 1channel					
Non-Linearity error *2*3*4 Within ±3LSB Conversion speed 100nsec (Max.) Passband (-3dB) 10MHz Buffer memory 32M data Conversion start trigger Software, conversion data compare, external trigger, and event controller output. Conversion stop trigger Software, conversion data compare, external trigger, and event controller output. Conversion stop trigger Settings include data save complete, conversion data compare, external trigger, event controller output, and software. External start signal LVTTL level (Rising or falling edge can be selected by software) External stop signal LVTTL level (Rising or falling edge can be selected by software) External status output signal LVTTL level (Rising or falling edge can be selected by software) External status output signal UVTTL level (Rising or falling edge can be selected by software) Digital I/O Number of input channels UNIsolated input 4channels (LVTTL level positive logic) Number of output channels Unisolated output 4channels (LVTTL level positive logic) Bus master section DMA channels 1channel Transfer data length 8 PCI data length (Max.) FIFO FIFO 1K data Scatter/Gather function <td></td> <td></td> <td></td>					
*2*3*4 Within ±3LSB Conversion speed 100nsec (Max.) Passband (-3dB) 10MHz Buffer memory 32M data Conversion start trigger Software, conversion data compare, external trigger, and event controller output. Conversion stop trigger Settings include data save complete, conversion data compare, external trigger, event controller output, and software. External start signal LVTTL level (Rising or falling edge can be selected by software) External stop signal LVTTL level (Rising or falling edge can be selected by software) External clock signal LVTTL level (Rising or falling edge can be selected by software) External status output signal LVTTL level (Rising or falling edge can be selected by software) Digital I/O Number of input channels Number of output channels Unisolated input 4channels (LVTTL level positive logic) Number of output channels Unisolated output 4channels (LVTTL level positive logic) Bus master section DMA channels 1channel Transfer data length 8 PCI data length (Max.) FIFO FIFO 1K data Scatter/Gather function 64M-Byte Synchronization bus section Selection of output signal with the software when specify sync master board.		Neg Lingerty	Within ±10LSB (input range : 0 - +2.5V, ±1.25V)		
Passband (-3dB) 10MHz Buffer memory 32M data Conversion start trigger Software, conversion data compare, external trigger, and event controller output. Conversion stop trigger Settings include data save complete, conversion data compare, external trigger, event controller output, and software. External start signal LVTTL level (Rising or falling edge can be selected by software) External stop signal LVTTL level (Rising or falling edge can be selected by software) External status output signal LVTTL level (Rising or falling edge can be selected by software) Digital I/O Number of input channels LVTTL level Sampling clock output Number of output channels Unisolated input 4channels (LVTTL level positive logic) Number of output channels Unisolated output 4channels (LVTTL level positive logic) Bus master section DMA channels 1channel Transfer data length 8 PCI data length (Max.) FIFO FIFO 1K data Scatter/Gather function Selection of output signal with the software when specify sync master board. Control output signal Selection of sync factor with the software when specify sync slave boards. Max. board count for connection 16 boards including the master board			Within ±3LSB		
Buffer memory 32M data Conversion start trigger Software, conversion data compare, external trigger, and event controller output. Conversion stop trigger Settings include data save complete, conversion data compare, external trigger, event controller output, and software. External start signal LVTTL level (Rising or falling edge can be selected by software) External stop signal LVTTL level (Rising or falling edge can be selected by software) External clock signal LVTTL level (Rising or falling edge can be selected by software) External status output signal LVTTL level (Rising or falling edge can be selected by software) External status output signal LVTTL level (Rising or falling edge can be selected by software) Digital I/O Number of input channels Number of output channels Unisolated input 4channels (LVTTL level positive logic) Number of output channels Unisolated output 4channels (LVTTL level positive logic) Bus master section DMA channels 1channel Transfer data length 8 PCI data length (Max.) FIFO FIFO 1K data Scatter/Gather function 64M-Byte Synchronization bus section Control output signal Selection of output signal with the software when specify sync mas		Conversion speed	100nsec (Max.)		
Conversion start trigger Software, conversion data compare, external trigger, and event controller output. Conversion stop trigger Settings include data save complete, conversion data compare, external trigger, event controller output, and software. External start signal LVTTL level (Rising or falling edge can be selected by software) External stop signal LVTTL level (Rising or falling edge can be selected by software) External clock signal LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) Digital I/O Number of input Number of output LVTTL level (Rising or falling edge can be selected by software) Bus master section Unisolated input 4channels (LVTTL level positive logic) Number of output Unisolated output 4channels (LVTTL level positive logic) Bus master section DMA channels DMA channels 1channel Transfer data length 8 PCI data length (Max.) FIFO 1K data Scatter/Gather 64M-Byte Synchronization bus section Selection of output signal with the software whe					
event controller output. Conversion stop trigger Settings include data save complete, conversion data compare, external trigger, event controller output, and software. External start signal LVTTL level (Rising or falling edge can be selected by software) External stop signal LVTTL level (Rising or falling edge can be selected by software) External clock signal LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) Digital I/O Number of input channels Number of output channels Unisolated input 4channels (LVTTL level positive logic) Number of output channels Unisolated output 4channels (LVTTL level positive logic) Bus master section DMA channels 1channel Transfer bus width 32bit Transfer data length 8 PCI data length (Max.) FIFO 1K data Scatter/Gather function 64M-Byte Synchronization bus section Selection of output signal with the software when specify sync master board. Selection of sync factor with the software when specify sync slave boards. Max. board count for connection 16					
Conversion stop trigger Settings include data save complete, conversion data compare, external trigger, event controller output, and software. External start signal LVTTL level (Rising or falling edge can be selected by software) External stop signal LVTTL level (Rising or falling edge can be selected by software) External clock signal LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) Digital I/O Number of input channels Number of output channels Unisolated input 4channels (LVTTL level positive logic) Number of output channels Unisolated output 4channels (LVTTL level positive logic) Bus master section DMA channels 1channel Transfer bus width 32bit 32bit Transfer data length 8 PCI data length (Max.) FIFO 1K data Scatter/Gather function Synchronization bus section Control output signal Selection of output signal with the software when specify sync master board. Control i		Conversion start trigger			
compare, external trigger, event controller output, and software. External start signal LVTTL level (Rising or falling edge can be selected by software) External stop signal LVTTL level (Rising or falling edge can be selected by software) External clock signal LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) Digital I/O Number of input channels Number of output channels Unisolated input 4channels (LVTTL level positive logic) Number of output channels Unisolated output 4channels (LVTTL level positive logic) Bus master section DMA channels DMA channels 1channel Transfer bus width 32bit Transfer data length 8 PCI data length (Max.) FIFO 1K data Scatter/Gather function 64M-Byte Synchronization bus section Selection of output signal with the software when specify sync master board. Control input signal Selection of sync factor with the software when specify sync slave boards. Max. board count for connection 16 boards incl		Conversion stop trigger			
External start signal LVTTL level (Rising or falling edge can be selected by software) External stop signal LVTTL level (Rising or falling edge can be selected by software) External clock signal LVTTL level (Rising or falling edge can be selected by software) External clock signal LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) Digital I/O External status output Number of input LVTTL level channels Unisolated input 4channels (LVTTL level positive logic) Number of output Unisolated output 4channels (LVTTL level positive logic) Bus master section DMA channels DMA channels 1channel Transfer data length 8 PCI data length (Max.) FIFO 1K data Scatter/Gather 64M-Byte Synchronization bus section Selection of output signal Control output signal Selection of output signal with the software when specify sync siave board. Control input signal Selection of sync factor with the software when specify sync slave boards. Max. board count for connection 16 boards including the master board <td></td> <td>eenreicien etep algger</td> <td></td>		eenreicien etep algger			
software) software) External stop signal LVTTL level (Rising or falling edge can be selected by software) External clock signal LVTTL level (Rising or falling edge can be selected by software) External status output signal LVTTL level (Rising or falling edge can be selected by software) Digital I/O Number of input channels Number of output channels Unisolated input 4channels (LVTTL level positive logic) Bus master section DMA channels DMA channels 1channel Transfer bus width 32bit Transfer data length 8 PCI data length (Max.) FIFO 1K data Scatter/Gather function 64M-Byte Control output signal Selection of output signal with the software when specify sync master board. Control input signal Selection of sync factor with the software when specify sync slave boards. Max. board count for connection 16 boards including the master board Connector (CN3, CN4) PS-10PE-D4T1-B1 equivalent (mfd. By JAE) x 2					
External stop signal LVTTL level (Rising or falling edge can be selected by software) External clock signal LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) Digital I/O LVTTL level Number of input channels Unisolated input 4channels (LVTTL level positive logic) Number of output channels Unisolated output 4channels (LVTTL level positive logic) Bus master section DMA channels Transfer bus width 32bit Transfer data length 8 PCI data length (Max.) FIFO 1K data Scatter/Gather function 64M-Byte Synchronization bus section Control output signal Control input signal Selection of output signal with the software when specify sync master board. Control input signal Selection of sync factor with the software when specify sync slave boards. Max. board count for connection 16 boards including the master board Connector (CN3, CN4) PS-10PE-D4T1-B1 equivalent (mfd. By JAE) x 2		External start signal			
software) External clock signal LVTTL level (Rising or falling edge can be selected by software) External status output LVTTL level (Rising or falling edge can be selected by software) Digital I/O LVTTL level Sampling clock output Digital I/O Number of input channels Number of output channels Unisolated input 4channels (LVTTL level positive logic) Number of output channels Unisolated output 4channels (LVTTL level positive logic) Bus master section Unisolated output 4channels (LVTTL level positive logic) Bus master section Transfer bus width Transfer bus width 32bit Transfer data length 8 PCI data length (Max.) FIFO 1K data Scatter/Gather function 64M-Byte Synchronization bus section Control output signal Control input signal Selection of output signal with the software when specify sync master board. Control input signal Selection of sync factor with the software when specify sync slave boards. Max. board count for connection 16 boards including the master board Connector (CN3, CN4) PS-10PE-D4T1-B1 equivalent (mfd. By JAE) x 2		External ston signal	,		
software) External status output signal LVTTL level Sampling clock output Digital I/O Number of input channels Unisolated input 4channels (LVTTL level positive logic) Number of output channels Unisolated output 4channels (LVTTL level positive logic) Bus master section DMA channels DMA channels 1channel Transfer bus width 32bit Transfer data length 8 PCI data length (Max.) FIFO 1K data Scatter/Gather function 64M-Byte Synchronization bus section Selection of output signal Control output signal Selection of sync factor with the software when specify sync slave boards. Max. board count for connection 16 boards including the master board Connector (CN3, CN4) PS-10PE-D4T1-B1 equivalent (mfd. By JAE) x 2		External stop signal			
signal Sampling clock output Digital I/O Number of input channels Unisolated input 4channels (LVTTL level positive logic) Number of output channels Unisolated output 4channels (LVTTL level positive logic) Bus master section Unisolated output 4channels (LVTTL level positive logic) Bus master section Ichannel Transfer bus width 32bit Transfer data length 8 PCI data length (Max.) FIFO 1K data Scatter/Gather function 64M-Byte Synchronization bus section Control output signal Control input signal Selection of output signal with the software when specify sync master board. Control input signal Selection of sync factor with the software when specify sync slave boards. Max. board count for connection 16 boards including the master board Connector (CN3, CN4) PS-10PE-D4T1-B1 equivalent (mfd. By JAE) x 2		External clock signal			
Digital I/O Number of input channels Unisolated input 4channels (LVTTL level positive logic) Number of output channels Unisolated output 4channels (LVTTL level positive logic) Bus master section Unisolated output 4channels (LVTTL level positive logic) Bus master section 1channel Transfer bus width 32bit Transfer data length 8 PCI data length (Max.) FIFO 1K data Scatter/Gather function 64M-Byte Synchronization bus section Control output signal Control input signal Selection of output signal with the software when specify sync master board. Max. board count for connection 16 boards including the master board Control (CN3, CN4) PS-10PE-D4T1-B1 equivalent (mfd. By JAE) x 2		External status output	LVTTL level		
Number of input channels Unisolated input 4channels (LVTTL level positive logic) Number of output channels Unisolated output 4channels (LVTTL level positive logic) Bus master section Unisolated output 4channels (LVTTL level positive logic) Bus master section 1channel Transfer bus width 32bit Transfer data length 8 PCI data length (Max.) FIFO 1K data Scatter/Gather function 64M-Byte Synchronization bus section Control output signal Control input signal Selection of output signal with the software when specify sync master board. Control input signal Selection of sync factor with the software when specify sync slave boards. Max. board count for connection 16 boards including the master board Connector (CN3, CN4) PS-10PE-D4T1-B1 equivalent (mfd. By JAE) x 2		-	Sampling clock output		
channels Unisolated input 4channels (LVTTL level positive logic) Number of output channels Unisolated output 4channels (LVTTL level positive logic) Bus master section DMA channels 1channel Transfer bus width 32bit 32bit Transfer data length 8 PCI data length (Max.) FIFO FIFO 1K data Scatter/Gather function 64M-Byte Synchronization bus section Selection of output signal Control output signal Selection of sync factor with the software when specify sync master board. Control input signal Selection of sync factor with the software when specify sync slave boards. Max. board count for connection 16 boards including the master board Connector (CN3, CN4) PS-10PE-D4T1-B1 equivalent (mfd. By JAE) x 2	Digi				
Number of output channels Unisolated output 4channels (LVTTL level positive logic) Bus master section DMA channels 1channel Transfer bus width 32bit 32bit Transfer data length 8 PCI data length (Max.) FIFO FIFO 1K data Scatter/Gather function 64M-Byte Synchronization bus section Selection of output signal with the software when specify sync master board. Selection of sync factor with the software when specify sync slave boards. Max. board count for connection 16 boards including the master board Conrector (CN3, CN4) PS-10PE-D4T1-B1 equivalent (mfd. By JAE) x 2			Unisolated input 4channels (LVTTL level positive logic)		
Bus master section DMA channels 1 channel Transfer bus width 32bit Transfer data length 8 PCI data length (Max.) FIFO 1K data Scatter/Gather function 64M-Byte Synchronization bus section Control output signal Control input signal Selection of output signal with the software when specify sync master board. Control input signal Selection of sync factor with the software when specify sync slave boards. Max. board count for connection 16 boards including the master board Connector (CN3, CN4) PS-10PE-D4T1-B1 equivalent (mfd. By JAE) x 2					
DMA channels 1channel Transfer bus width 32bit Transfer data length 8 PCI data length (Max.) FIFO 1K data Scatter/Gather function 64M-Byte Synchronization bus section 64M-Byte Control output signal Selection of output signal with the software when specify sync master board. Control input signal Selection of sync factor with the software when specify sync slave boards. Max. board count for connection 16 boards including the master board Control (CN3, CN4) PS-10PE-D4T1-B1 equivalent (mfd. By JAE) x 2		channels	Unisolated output 4channels (LV I I L level positive logic)		
Transfer bus width 32bit Transfer data length 8 PCI data length (Max.) FIFO 1K data Scatter/Gather function 64M-Byte Synchronization bus section 64M-Byte Control output signal Selection of output signal with the software when specify sync master board. Control input signal Selection of sync factor with the software when specify sync slave boards. Max. board count for connection 16 boards including the master board Control (CN3, CN4) PS-10PE-D4T1-B1 equivalent (mfd. By JAE) x 2	Bus				
Transfer data length 8 PCI data length (Max.) FIFO 1K data Scatter/Gather function 64M-Byte Synchronization bus section 64M-Byte Control output signal Selection of output signal with the software when specify sync master board. Control input signal Selection of sync factor with the software when specify sync slave boards. Max. board count for connection 16 boards including the master board Control (CN3, CN4) PS-10PE-D4T1-B1 equivalent (mfd. By JAE) x 2					
FIFO 1K data Scatter//Gather function 64M-Byte Synchronization bus section 64M-Byte Control output signal Selection of output signal with the software when specify sync master board. Control input signal Selection of sync factor with the software when specify sync slave boards. Max. board count for connection 16 boards including the master board Control (CN3, CN4) PS-10PE-D4T1-B1 equivalent (mfd. By JAE) x 2					
Scatter/Gather function 64M-Byte Synchronization bus section Control output signal Selection of output signal with the software when specify sync master board. Control input signal Selection of sync factor with the software when speci sync slave boards. Max. board count for connection 16 boards including the master board Control (CN3, CN4) PS-10PE-D4T1-B1 equivalent (mfd. By JAE) x 2		×			
function 64M-Byte Synchronization bus section Control output signal Selection of output signal with the software when specifyi sync master board. Control input signal Selection of sync factor with the software when specifyi sync slave boards. Max. board count for connection 16 boards including the master board Connector (CN3, CN4) PS-10PE-D4T1-B1 equivalent (mfd. By JAE) x 2					
Control output signal Selection of output signal with the software when specify sync master board. Control input signal Selection of sync factor with the software when specify sync slave boards. Max. board count for connection 16 boards including the master board Control (CN3, CN4) PS-10PE-D4T1-B1 equivalent (mfd. By JAE) x 2		function	64М-Вуте		
Sync master board. Control input signal Selection of sync factor with the software when speci sync slave boards. Max. board count for connection 16 boards including the master board Connector (CN3, CN4) PS-10PE-D4T1-B1 equivalent (mfd. By JAE) x 2	Syn				
Control input signal Selection of sync factor with the software when speci sync slave boards. Max. board count for connection 16 boards including the master board Connector (CN3, CN4) PS-10PE-D4T1-B1 equivalent (mfd. By JAE) x 2		Control output signal	Selection of output signal with the software when specifying a		
sync slave boards. Max. board count for connection 16 boards including the master board Connector (CN3, CN4) PS-10PE-D4T1-B1 equivalent (mfd. By JAE) x 2		Control input signal			
Max. board count for connection 16 boards including the master board Connector (CN3, CN4) PS-10PE-D4T1-B1 equivalent (mfd. By JAE) x 2		Control input orginal			
Connector (CN3, CN4) PS-10PE-D4T1-B1 equivalent (mfd. By JAE) x 2					
CN4) PS-10PE-D411-B1 equivalent (mtd. By JAE) X 2					
Common			PS-10PE-D4T1-B1 equivalent (mfd. By JAE) x 2		
	Con	7			
I/O address 64 ports x 1,256 ports x 1 region					
			Errors and various factors, One interrupt request line as INTA		
Connector used For analog (CN1) : BNC connector DB-414K equivalent		Connector used			
[mfd. By INSERT ENTERPRISE], For digital (CN2) : 16pin pin header connector					
Currrent consumption 5VDC 2500mA (Max.)		Currrent consumption			
Operating condition 0 - 50°C, 10 - 90%RH (No condensation)					
Bus specification 32bit, 33MHz, Universal key shapes supported *5					
Dimensions (mm) 176.41(L) x 105.68(H)					
		Weight	150g xcess of the maximum input voltage. Similarly, do not input		


voltage exceeding 1.5 times the range being used, even if less than the maximum input voltage. Inputting too high a voltage may cause a fault. The rated precision may not be achieved depending on the cable used. The non-linearity error means an error of approximately 0.1% occurs over the maximum moving the 0.4 of 600 arbitrary.

*3 range at 0 C and 50°C ambient temperature.

A R6161[ADVANTEST] voltage generator was used for measurements. This product requires +5V power supply from expansion slots (it does not operate in the *4 *5

environment of only +3.3V power supply).

Board Dimensions



Support Software

Windows version of analog I/O driver API-AIO(WDM) [Stored on the bundled CD-ROM driver library API-PAC(W32)]

The API-AIO(WDM) is the Windows version driver library software that provides products in the form of Win32 API functions (DLL). Various sample programs such as Visual Basic and Visual C++, etc and diagnostic program useful for checking operation is provided.

< Operating environment >

OS	Windows 7, Vista, XP, Server 2003, 2000
Adaptation language	Visual Basic, Visual C++, Visual C#, Delphi, C++ Builder

You can download the updated version from the CONTEC's Web site (http://www.contec.com/apipac/). For more details on the supported OS, applicable language and new information, please visit the CONTEC's Web site.

Cable & Connector

Cable(Option)

< For analog I/O >	
BNC Cable	

: BNC-B100 (1m) : BNC-B200 (2m) : BNC-B300 (3m)

< For digital I/O >

Conversion Cable (16-Pin to 15-Pin) with Bracket (150mm) : DT-E3

Flat Cable with 1 Sided 16-Pin Header Connector (1.5m) : DT/F1

Flat Cable with 15-Pin D-SUB Connector at One End : PCA15P-1.5 (1.5m) *1

Flat Cable with 15-Pin D-SUB Connectors at either Ends : PCB15P-1.5 (1.5m) *1*2

Shielded Cable with Connector on both sides for 15-pin D-Type Connector : PCB15PS-0.5P (0.5m) *1*2 Shielded Cable with Connector on both sides

for 15-pin D-Type Connector : PCB15PS-1.5P (1.5m) *1*2 DT-E3 is required. *1 *2

It is required only when FTP-15 is used.

Accessories

Accessories (Option)

General Purpose Terminal (M3 x 15P) : FTP-15 *1

DT-E3 and PCB15P-1.5 optional cable is required separately. *1

Check the CONTEC's Web site for more information on these options.

Packing List

Board [AI-1204Z-PCI] ...1 First step guide ... 1 CD-ROM *1 [API-PAC(W32)] ...1 Synchronization control cable (10cm) ...1


*1 The CD-ROM contains the driver software and User's Guide.

How to connect the connectors


Connector shape

To connect an external device to this product, plug the cable from the device into the interface connector (CN1, CN2) shown below.

This product has two interface connectors: the (CN1, BNC connector) for analog inputs and the (CN2, 16-pin pin-header connector) for digital inputs/outputs.




* Please refer to chapter 1 for more information on the supported cable and accessories.



* Please refer to page 2 for more information on the supported cable and accessories.

Connector Pin Assignment Pin Assignment of CN1



A CAUTION

If analog and digital ground are shorted together, noise on the digital signals may affect the analog signals. Accordingly, analog and digital ground should be separated.

Pin Assignment of CN2

	A01	Digital Output 0	B01	Digital Output 1
	A02	Digital Output 2	B02	Digital Output 3
CN2	A03	Digital Ground	B03	Digital Input 0
A08 A01	A04	Digital Input 1	B04	Digital Input 2
	A05	Digital Input 3	B05	External Start Trigger Input
B08 B01	A06	External Stop Trigger Input	B06	External Sampling Clock Input
	A07	AI Status Output	B07	Digital Ground
	A08	N.C.	B08	N.C.

Digital Input 0 - Digital Input 3	Digital input signal.		
Digital Out 0 - Digital Output 3	Digital output signal.		
External Start Trigger Input	External trigger input signal for sampling start conditions		
External Stop Trigger Input	External trigger input signal for sampling stop conditions		
External Sampling Clock Input	External sampling clock input signal		
AI Status Output	Output the status signal.		
Digital Ground	Digital ground common to the each signal.		
N.C.	No connection to this pin.		

▲ CAUTION

Do not connect any of the outputs to the analog or digital ground.


Neither connect outputs to each other. Doing either can result in a fault.

Optional cable DT-E3



16 pin post head connector (CN7 and connection)


15-pin D SUB connector (External instrument and connection)



Analog Input Signal Connection

Single-ended Input

The following figure shows an example of shielded cable connection. For the CN1 each analog input, connect the core wire to the signal line and connect the shielding to ground.



A CAUTION

- Do not touch the external connector (BNC connector) when the power is on. Otherwise this may malfunction, cause a failure due to static electricity.
- If the signal source contains over 5MHz signals, the signal may effect the cross-talk noise between channels.
- If this product and the signal source receive noise or the distance between this product and the signal source is too long, data may not be input properly.

The analog signal to be input should not exceed the maximum input voltage (based on this product analog ground). If it exceeds the maximum voltage, this product may be damaged.

- Input data remains indeterminate when no input pin is connected. The input pin for the channel not connected to the signal source must be connected to the analog ground.
- An input pin may fail to obtain input data normally when the signal source connected to the pin has high output impedance. If this is the case, change the signal source to one with lower output impedance or insert a high-speed amplifier buffer between the signal source and the analog input board to reduce the effect.

Digital I/O signals and Control signals Connections

This section shows an example of how to connect digital I/O signals and the control signals(external trigger input signals and sampling clock input signal) using flat cable. User can use an optional cable (DT/E1) or 15-pin D-SUB connector with bracket (DT-E3) and to connect your external


connector with bracket (DT-E3)and to connect your external devices to CN2. Pulse (width : about 50nsec) synchronized with internal

sampling clock is output to the AI Status Output pin. However, if the sampling clock setting is set to the external sampling clock input, level "L" is always output.

Al Status Output pin is an output in positive logic.

All the digital I/O signals and control signals are LVTTL level signals.

Digital Input Connection



A CAUTION

Do not connect any output signal to the analog or digital ground. Do not interconnect outputs. Doing either can cause a malfunction.

If connected to each output, a pull-up resistor must be about 10 $k\Omega$ to pull up with a 3.3V power source.

Each input accepts 5V TTL signals.

Synchronization Control Connectors

SC Connectors

Controlling simultaneous operations between boards or controlling in sync with events is in part dependent on software performance. In order to enhance the reliability of the entire system and to solve these problems, the board is equipped with SC (Synchronization Control) connectors.

Connecting the SC connectors allows boards of the same or different models to operate in sync with one another. From the boards connected with the SC cable, select one master board and use others as slaves. On the master board, set the signal to be supplied to the slave boards with the software. On the slave boards, the signal from the master board can be set to either the pacer clock operation start or stop factor.

All board operations can also be stopped with a stop request from the master in case of an error, for example, or when requested from a slave board. A maximum of 16 boards can be connected including the master.

For more information on the setup procedure, see the driver software online help.

Example 1: When clock start and stop requirements are set the same for multiple boards

In order to synchronize master clock start and stop with slave boards you can build a synchronous system which does not depend on software processing capabilities.

If the board model is the same, data remains synchronized among boards even when channels are expanded. When board models are different, data still remains compatible since operating clock start and stop are dependent on the master.

- (1)Connect the SC cable.
- (2)Designate master/slave with the software.
- (3)Assign to the connectors the clock start and stop signals to be output from the master.
- (4)Set up slave boards so they can utilize all signals.
- (5)Start in order of slave to master boards.

A CAUTION

When clock signals are assigned to the synchronization control connector, the maximum clock frequency is restricted to 5MHz.

When signals are assigned to the synchronization control connector, a delay of approximately 100nsec occurs at the slave board.

Example 2: When controlling slave operations with master's internal events

By outputting an internal event (interrupt) occurring on the master board, the slaves can start operating in sync with that signal.


- (1)Connect the SC cable.
- (2)Designate master/slave with the software.
- (3)Assign to the connector the event signal to be output from the master.
- (4)Set signals from the master to the start requirements on the slave boards.
- (5)Start in order of slave to master boards.

Connecting the SC Connectors (CN3, CN4)

This product is equipped with sync signal control connectors (CN3, CN4) for connecting a sync signal cable. When the cable is connected, multiple boards can operate in sync with one another.

Connection Procedure

Connect the sync signal cable when two or more boards need to operate in sync with one another. Connect CN3 with a smaller ID number to CN4 with a greater ID number with the cable. You should only use the cable that came with the board.



Block Diagram

